Version 4.1
SHEET 1 4292 4404
WIRE -1056 560 -1392 560
WIRE -688 576 -784 576
WIRE -544 576 -688 576
WIRE 304 576 208 576
WIRE 496 576 384 576
WIRE 528 576 496 576
WIRE 1280 576 528 576
WIRE 1392 576 1280 576
WIRE 1488 576 1392 576
WIRE -784 592 -784 576
WIRE 208 608 208 576
WIRE -1392 656 -1392 560
WIRE -1392 656 -1504 656
WIRE -1360 656 -1392 656
WIRE -1504 672 -1504 656
WIRE -1360 672 -1360 656
WIRE -784 688 -784 672
WIRE -592 688 -608 688
WIRE -544 688 -544 576
WIRE -544 688 -592 688
WIRE -1104 704 -1136 704
WIRE -608 720 -608 688
WIRE -592 720 -592 688
WIRE -640 736 -736 736
WIRE 1280 736 1280 576
WIRE -1056 752 -1056 736
WIRE -992 752 -1056 752
WIRE -944 752 -992 752
WIRE -448 752 -576 752
WIRE -192 752 -448 752
WIRE 208 752 208 688
WIRE 528 752 528 576
WIRE 704 752 528 752
WIRE 1392 752 1392 576
WIRE -1968 768 -1984 768
WIRE -1504 768 -1504 752
WIRE -1360 768 -1360 752
WIRE -1328 768 -1360 768
WIRE -1136 768 -1136 704
WIRE -1056 768 -1056 752
WIRE -640 768 -784 768
WIRE -192 768 -352 768
WIRE 80 768 -128 768
WIRE 528 768 528 752
WIRE -352 784 -352 768
WIRE -192 784 -224 784
WIRE -224 800 -224 784
WIRE -192 800 -224 800
WIRE -624 816 -624 784
WIRE -608 816 -608 784
WIRE -608 816 -624 816
WIRE -592 816 -592 784
WIRE -592 816 -608 816
WIRE -224 816 -224 800
WIRE -192 816 -224 816
WIRE -2464 832 -2464 784
WIRE -2368 832 -2464 832
WIRE -2272 832 -2272 784
WIRE -2272 832 -2304 832
WIRE -2208 832 -2272 832
WIRE -2128 832 -2208 832
WIRE -1984 832 -1984 768
WIRE -1984 832 -2048 832
WIRE -1952 832 -1984 832
WIRE -1888 832 -1952 832
WIRE -1776 832 -1824 832
WIRE -1648 832 -1776 832
WIRE -1536 832 -1648 832
WIRE -1488 832 -1536 832
WIRE -1408 832 -1488 832
WIRE -224 832 -224 816
WIRE -208 832 -224 832
WIRE -176 832 -176 816
WIRE -176 832 -208 832
WIRE -1536 848 -1536 832
WIRE -624 848 -624 816
WIRE -2464 864 -2464 832
WIRE -2208 864 -2208 832
WIRE -1648 864 -1648 832
WIRE -944 864 -944 752
WIRE -736 864 -736 736
WIRE -736 864 -944 864
WIRE 1392 864 1392 816
WIRE 352 880 288 880
WIRE 464 880 464 832
WIRE 464 880 432 880
WIRE 480 880 464 880
WIRE 528 896 528 848
WIRE -1360 912 -1360 864
WIRE -1328 912 -1360 912
WIRE -784 912 -784 768
WIRE -784 912 -1328 912
WIRE -352 912 -352 864
WIRE -272 912 -352 912
WIRE -208 912 -208 832
WIRE -208 912 -272 912
WIRE 288 912 288 880
WIRE 480 912 480 880
WIRE 704 912 704 752
WIRE -1536 928 -1536 912
WIRE -1456 928 -1536 928
WIRE -1360 928 -1360 912
WIRE -1360 928 -1392 928
WIRE -272 928 -272 912
WIRE -1776 944 -1776 832
WIRE -1536 944 -1536 928
WIRE -1360 944 -1360 928
WIRE -592 960 -608 960
WIRE -544 960 -544 688
WIRE -544 960 -592 960
WIRE -2464 976 -2464 944
WIRE -2208 976 -2208 944
WIRE -1648 976 -1648 944
WIRE -608 976 -608 960
WIRE -592 976 -592 960
WIRE -1952 992 -1952 832
WIRE -784 992 -784 912
WIRE -640 992 -784 992
WIRE -448 1008 -576 1008
WIRE -192 1008 -448 1008
WIRE 528 1008 528 976
WIRE 704 1008 704 976
WIRE 704 1008 528 1008
WIRE -736 1024 -736 864
WIRE -640 1024 -736 1024
WIRE -192 1024 -352 1024
WIRE 80 1024 -128 1024
WIRE 288 1024 288 992
WIRE 480 1024 480 960
WIRE 480 1024 288 1024
WIRE 528 1024 528 1008
WIRE 528 1024 480 1024
WIRE -1536 1040 -1536 1008
WIRE -1360 1040 -1360 1024
WIRE -192 1040 -224 1040
WIRE -352 1056 -352 1024
WIRE -224 1056 -224 1040
WIRE -192 1056 -224 1056
WIRE -624 1072 -624 1040
WIRE -608 1072 -608 1040
WIRE -608 1072 -624 1072
WIRE -592 1072 -592 1040
WIRE -592 1072 -608 1072
WIRE -224 1072 -224 1056
WIRE -192 1072 -224 1072
WIRE -2464 1088 -2464 1056
WIRE -2208 1088 -2208 1056
WIRE -1952 1088 -1952 1056
WIRE -1776 1088 -1776 1008
WIRE -224 1088 -224 1072
WIRE -208 1088 -224 1088
WIRE -176 1088 -176 1072
WIRE -176 1088 -208 1088
WIRE -608 1104 -608 1072
WIRE 528 1168 528 1024
WIRE 592 1168 528 1168
WIRE 720 1168 592 1168
WIRE 832 1168 800 1168
WIRE 1072 1168 912 1168
WIRE 1520 1168 1072 1168
WIRE 1680 1168 1600 1168
WIRE -352 1200 -352 1136
WIRE -288 1200 -352 1200
WIRE -208 1200 -208 1088
WIRE -208 1200 -288 1200
WIRE -288 1216 -288 1200
WIRE 1280 1232 1280 816
WIRE 1344 1232 1280 1232
WIRE 1392 1232 1392 944
WIRE 1392 1232 1344 1232
WIRE 528 1296 528 1168
WIRE 656 1296 528 1296
WIRE 736 1296 656 1296
WIRE 832 1296 736 1296
WIRE 1392 1328 1392 1232
WIRE 1472 1328 1392 1328
WIRE 1616 1328 1536 1328
WIRE 1680 1328 1680 1168
WIRE 1680 1328 1616 1328
WIRE 832 1344 832 1296
WIRE 528 1360 528 1296
WIRE 1280 1360 1280 1232
WIRE 1392 1360 1392 1328
WIRE 736 1424 736 1296
WIRE 1392 1456 1392 1424
WIRE 368 1472 304 1472
WIRE 464 1472 464 1440
WIRE 464 1472 448 1472
WIRE 480 1472 464 1472
WIRE 832 1472 832 1424
WIRE 656 1488 656 1296
WIRE 304 1504 304 1472
WIRE 528 1504 528 1440
WIRE 480 1520 480 1472
WIRE 304 1616 304 1584
WIRE 480 1616 480 1568
WIRE 480 1616 304 1616
WIRE 528 1616 528 1584
WIRE 528 1616 480 1616
WIRE 608 1616 528 1616
WIRE 656 1616 656 1552
WIRE 656 1616 608 1616
WIRE 736 1616 736 1488
WIRE 736 1616 656 1616
WIRE 832 1616 832 1536
WIRE 832 1616 736 1616
WIRE 1280 1616 1280 1440
WIRE 1280 1616 832 1616
WIRE 1392 1616 1392 1536
WIRE 1392 1616 1280 1616
WIRE 1488 1616 1392 1616
WIRE 608 1680 608 1616
FLAG 208 752 0
FLAG 608 1680 0
FLAG 496 576 V_supply
FLAG 1616 1328 Cres
FLAG 592 1168 bridge_left
FLAG 1072 1168 Lres
FLAG -608 1104 0
FLAG -784 688 0
FLAG -688 576 5V
FLAG -448 752 2
FLAG -448 1008 3
FLAG 464 832 upper_gate
FLAG 464 1440 lower_gate
FLAG 1344 1232 bridge_right
FLAG 80 768 4
FLAG 80 1024 5
FLAG -272 928 0
FLAG -288 1216 0
FLAG -1648 976 0
FLAG -1536 1040 0
FLAG -1360 1040 0
FLAG -1504 768 0
FLAG -1776 1088 0
FLAG -1328 768 osc_drain
FLAG -1328 912 osc_source
FLAG -1488 832 osc_gate
FLAG -1952 1088 0
FLAG -2208 1088 0
FLAG -1984 768 varactor_volts
FLAG -2464 1088 0
FLAG -2464 784 mic_output
FLAG -2272 784 mic_out_plus_dc
FLAG -624 848 0
FLAG -1136 768 0
FLAG -1056 848 0
FLAG -992 752 comp_V
SYMBOL sw 528 992 M180
WINDOW 3 -8 118 Left 2
SYMATTR Value Sw_kw1
SYMATTR InstName S1
SYMBOL sw 528 1600 M180
WINDOW 3 -22 120 Left 2
SYMATTR Value Sw_kw1
SYMATTR InstName S2
SYMBOL bv 288 896 R0
SYMATTR InstName B8
SYMATTR Value V=2*V(4)
SYMBOL bv 304 1488 R0
SYMATTR InstName B9
SYMATTR Value V=2*V(5)
SYMBOL res 448 864 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R3
SYMATTR Value 2R2
SYMBOL res 464 1456 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value 2R2
SYMBOL voltage 208 592 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V6
SYMATTR Value PULSE(0 48 1u 10u 1 10 20)
SYMBOL res 400 560 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R11
SYMATTR Value 1m
SYMBOL res 512 752 R0
SYMATTR InstName RS1
SYMATTR Value 1m
SYMBOL res 512 1344 R0
SYMATTR InstName RS2
SYMATTR Value 1m
SYMBOL res 816 1152 M90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName Rpri_sense
SYMATTR Value 1m
SYMBOL ind 704 1152 M90
WINDOW 0 5 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName L_res
SYMATTR Value 5µ
SYMATTR SpiceLine Rser=1m
SYMBOL cap 816 1472 R0
SYMATTR InstName C6
SYMATTR Value 100p
SYMBOL res 816 1328 R0
SYMATTR InstName R15
SYMATTR Value 1R
SYMBOL diode 720 976 R180
WINDOW 0 24 64 Left 2
WINDOW 3 -35 0 Left 2
SYMATTR InstName D3
SYMATTR Value pwr_diode
SYMBOL diode 672 1552 R180
WINDOW 0 24 64 Left 2
WINDOW 3 -35 0 Left 2
SYMATTR InstName D5
SYMATTR Value pwr_diode
SYMBOL cap 720 1424 R0
SYMATTR InstName C_bridge_1
SYMATTR Value 1f
SYMBOL cap 1376 752 R0
SYMATTR InstName C1
SYMATTR Value 470µ
SYMBOL cap 1376 1360 R0
SYMATTR InstName C2
SYMATTR Value 470µ
SYMBOL res 1264 720 R0
SYMATTR InstName R7
SYMATTR Value 100k
SYMBOL res 1264 1344 R0
SYMATTR InstName R8
SYMATTR Value 100k
SYMBOL res 1376 848 R0
SYMATTR InstName R10
SYMATTR Value 1m
SYMBOL res 1376 1440 R0
SYMATTR InstName R19
SYMATTR Value 1m
SYMBOL res 1616 1152 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R_load
SYMATTR Value 5R
SYMBOL cap 1536 1312 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C_res
SYMATTR Value 1.5n
SYMBOL Comparators\\LT1719 -608 688 R0
SYMATTR InstName U1
SYMBOL Comparators\\LT1719 -608 944 R0
SYMATTR InstName U2
SYMBOL voltage -784 576 R0
SYMATTR InstName V1
SYMATTR Value 5V
SYMBOL bv -352 768 R0
WINDOW 3 -104 102 Left 2
SYMATTR Value V=delay(V(2), 15ns)
SYMATTR InstName B1
SYMBOL bv -352 1040 R0
WINDOW 3 -110 123 Left 2
SYMATTR Value V=delay(V(3), 15ns)
SYMATTR InstName B2
SYMBOL Digital\\and -160 720 R0
WINDOW 3 -96 17 Left 2
SYMATTR Value Vhigh=5
SYMATTR InstName A1
SYMBOL Digital\\and -160 976 R0
WINDOW 3 -104 7 Left 2
SYMATTR Value Vhigh=5
SYMATTR InstName A3
SYMBOL NJF -1408 768 R0
SYMATTR InstName Q1
SYMATTR Value 2N5484
SYMBOL RES -1376 656 R0
SYMATTR InstName R1
SYMATTR Value 1k
SYMBOL res -1376 928 R0
SYMATTR InstName R2
SYMATTR Value 2k
SYMBOL ind -1632 960 R180
WINDOW 0 3 79 Right 2
WINDOW 3 1 40 Right 2
SYMATTR InstName L1
SYMATTR Value 100µ
SYMBOL cap -1552 848 R0
SYMATTR InstName C3
SYMATTR Value 130p
SYMBOL cap -1552 944 R0
SYMATTR InstName C4
SYMATTR Value 130p
SYMBOL cap -1392 912 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C5
SYMATTR Value 60p
SYMBOL VOLTAGE -1504 656 R0
SYMATTR InstName V3
SYMATTR Value 7.
SYMBOL diode -1792 1008 M180
WINDOW 0 24 72 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D1
SYMATTR Value 1N4148
SYMBOL varactor -1936 1056 R180
WINDOW 0 -62 63 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D2
SYMATTR Value KV1471
SYMBOL cap -1824 816 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C7
SYMATTR Value 1.5n
SYMBOL voltage -2208 960 R0
WINDOW 0 -125 10 Left 2
SYMATTR InstName V4
SYMATTR Value 3.3V
SYMBOL res -2032 816 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R5
SYMATTR Value 100k
SYMBOL voltage -2464 960 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 -83 105 Left 2
SYMATTR Value SINE(0 0.100 1k)
SYMATTR InstName V5
SYMBOL cap -2304 816 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C8
SYMATTR Value 100n
SYMBOL res -2480 848 R0
SYMATTR InstName R6
SYMATTR Value 600R
SYMBOL res -2224 848 R0
SYMATTR InstName R9
SYMATTR Value 33k
SYMBOL RES -1072 544 R0
SYMATTR InstName R13
SYMATTR Value 1k
SYMBOL NJF -1104 640 R0
SYMATTR InstName Q2
SYMATTR Value 2N5484
SYMBOL res -1072 752 R0
SYMATTR InstName R14
SYMATTR Value 2k
TEXT -1432 1392 Left 2 !.model pwr_diode D(Ron=1m Roff=1Meg Vfwd=.4)
TEXT -1432 1456 Left 2 !.model Sw_kw1 SW(Ron=.01 Roff=100Meg Vt=4 Vh=-1)
TEXT -2552 -200 Left 2 ;class D power amp FM, 1.84Mhz\n \nI want this to be narrowband FM rather thn wideband FM.\nnarrowband FM is defined as peak deviation is less than max audio freq.\namateurs often set max audio freq = about 3khz, so I will set peak deviation = 2.5khz.\nif the peak deviation was greater than the 3khz max audio freq , then this would be called wideband FM.\n \nIn the control circuit, the comparators on the left generate pulses that drive the high and low FETs.\nthere is then a circuit block that cuts 15ns off these pulses.\nthis is to ensure that both FETs are not on at once, this would generate a very high current that could \ngenerate EMI and even destroy the FETs.\n \nThe power circuit FETs are implemented as ideal switches S1 and S2 here,\nas complex circuits can have simulation issues\nthis circuit is open loop, that is it doesn't feed the output voltage back to the control circuit.\nthe power circuit components L_res and C_res have been selected to resonate at the 1.84 Mhz that the circuit is driven at.
TEXT 528 360 Left 4 ;Class D amplifier power circuit
TEXT -368 -592 Left 4 ;Instructions, for class D amplifier
TEXT -2544 -544 Left 5 ;Class D power Amp, set up as an FM amplifier.
TEXT -728 440 Left 4 ;Class D amplifier control circuit.
TEXT -376 560 Left 2 ;this circuit block is to \nshorten the drive pulses \nto stop "shoothrough"\nwhen both power switches \nare on at once.
TEXT -368 -552 Left 2 ;click on run\nthis sim takes a while to run, \nyou need about 10ms of results to get settled load current waveform,\nand the full 50ms of results to take a good FFT of the load current.\nthen click on "4" to plot it, then click on "5" to plot it.\nzoom in so that you can see the individual pulses.\nthen click on the plot window then on plot settings / add plot pane\nthen click on "bridge_left" to plot it, then click on "bridge_right" to plot it.\nthen click on the plot window and plot settings/add plot pane\nthen click on "R_load" to plot its current,\nthen click on the plot window and plot settings/add plot pane\nthen hold the ALT key hover over R-Load and click, \nthis will plot the average power dissipated in it.\nclick on the plot window, then hold the cntrl key and click on the "V(Cres,Lres)*I(R_load)" title\nthis will bring up its average value (about 100W).\nallow nthe simulation to finish,\nclick on the plot window, then on view/FFT,\nin the window that opens specify a time rangs of 20ms to 50ms,\nand click on I(R_load), then okay.\nin the graph that opens zoom to the 1.84 Mhz peak.
TEXT -2536 -296 Left 4 ;Circuit description.
TEXT -2536 -488 Left 3 ;The power circuit components L_res and C_res have been selected to resonate at the 1.84 Mhz that the circuit is driven at.\nHence this circuit is only designed for one band.\nfor a different band you would want different values of L_res and C_res, in fact you would want a complete new circuit to avoid the \nparasitics associated with switches.
TEXT -2224 416 Left 4 ;FM signal source (1.84Mhz Colpits oscillator)
TEXT -1440 1320 Left 2 !.tran 0 51m 1m 5n startup
TEXT -1432 1352 Left 2 !.options method=trap
TEXT -2016 616 Left 2 ;Varactor diode is\nKV1471\n35pF at 1V\n6.5pf at 5V
TEXT -2624 1000 Left 2 ;mic output \nof 100mV
TEXT -2608 880 Left 2 ;typical mic\noutput Z
TEXT -368 40 Left 4 ;instructions, for plotting Colpits osc waveforms
TEXT -368 80 Left 2 ;don't need to click on run as you have already "run" for the class D Amp\nthen click on "mic_out_plus_dc" to plot it.\nthen click on the plot window then on plot settings / add plot pane\nthen click on "varactor_volts" to plot it\nthen click on the plot window and plot settings/add plot pane\nthen click on "source" to plot it\nthen click on the plot window,\nthen click on View/FFT\nthen click on V(source) in the window that opens,\nthis will plot its FFT, zoom to around 1Mhz in the FFT graph
TEXT -1184 480 Left 2 ;this cct sets the \ncomparison voltage \nfor the comparators
TEXT -2368 1560 Left 2 ;You may republish or reuse this circuit implementation and text providing this line and the following lines are included.\nThis circuit implementation designed by Keith Wallbanks. Originally released on analogsimulation.co.uk\nThis circuit is provided as is without warranty of any kind. This text is intended to implement the MIT licence.
RECTANGLE Normal 0 1280 -432 544 2
RECTANGLE Normal 48 1296 -848 464 2
RECTANGLE Normal 1712 1712 144 464 2
RECTANGLE Normal -912 1296 -2640 448 2
RECTANGLE Normal -928 880 -1200 464 2